

Project Name: PIBTDL-Madrid Lite
Project Code: 3PD018010001
PCB Number : 13142-1
PCB Size : 150mmx240mm

PAGE	TITLE	NOTE	PAGE	TITLE	NOTE
01	Cover Page		32	HDD/ODD	
02	Block Diagram		33	USB 2.0 Power SW	
03	Power Delivery		34	USB 3.0 Port	
04	Power Sequence		35	USB HUB IC	
05	Power Good & Reset Diagram		36	Rear USB/TOU/WEBCAM	
06	Clock Map		37	MINI PCIE CARD (WLAN / BT)	
07	GPIO Table		38	XDP	
08	Audio Block Diagram		39	SIO-ITE8732	
09	CPU (DDR)(1/11)		40	RTD2136 eDP to LVDS	
10	CPU (VCC CORE)(2/11)		41	PWRBIN/SIDE KEY/LED	
11	CPU (DDI/EDP/GPIO)(3/11)		42	SCALAR-RTD2486	
12	CPU (USB/LPC/GPIO)(4/11)		43	SCALAR POWER	
13	CPU (CLK/SPI/SIDEBAND/JTAG) (5/11)		44	STAND OFF/HOLE/EMI CAP	
14	CPU (SATA/PCIE/IHDA) (6/11)		45	HeatSink/Battery/etc	
15	CPU (POWER) (7/11)		46	GPU:PEC Express (1/5)	
16	CPU (POWER CAP1) (8/11)		47	GPU:IFB(IO) (2/5)	
17	CPU (POWER CAP2) (9/11)		48	GPU:MEMROY FBA (3/5)	
18	CPU (VSS) (10/11)		49	GPU:GPIO/STRAP (4/5)	
19	CPU (STRAP) (11/11)		50	GPU:PWR/GND (5/5)	
20	DDR3L-SODIMM1		51	GPU_DDR3 128MX16	
21	DDR3L-SODIMM2		52	GPU POWER Sequence	
22	Front BD Connector		53	GPU_CTF/PPLAY/LDO/MVDD	
23	AUDIO CODEC-ALC269Q		54	GPU_VDDC_NCP81172	
24	AUDIO AMP		55	PWR DCIN JACK	
25	LAN RTL8111GA		56	PWR_CPU CORE&VNN	
26	RTSS143 (CARD READER)		57	PWR 5V/3D3V	
27	RUN POWER & SEQUENCE		58	PWR 1D8V_S5	
28	Aspire Link		59	PWR 1D35V_OD675_TPS51363	
29	LCD CONN/CVR		60	PWR_CPU 1V_S0&CPU 1V_S5	
30	HDMI OUT		61	PWR_1P5_S0&1P05_S0&1P8V_S0	
31	HDMI IN		62	PWR 12V	

KC.BTD01.29C : Bay Trail-D PENTIUM J2900 4C 2.4G C0
KC.BTD01.19C : Bay Trail-D CELERON J1900 4C 2.0G C0
KC.BTD01.18C : Bay Trail-D CELERON J1800 2C 2.4G C0

071.00BAY.0C6U : Bay Trail-D PENTIUM J2900 4C 2.4G C0
071.00BAY.0C4U : Bay Trail-D CELERON J1900 4C 2.0G C0
071.00BAY.0C5U : Bay Trail-D CELERON J1800 2C 2.4G C0

VRAM ID [0-3]:

Mount	Un-mount	VRAM Type	P/N
R488、R490、 R489、R924	R483、R486、 R929、R934	Hynix 1GHz H5TC2G63FFR-11C	KN.2GB0G.038
R483、R490、 R929、R934	R488、R486、 R489、R924	MICRON 1GHz MT41J128M16JT-093G:K	KN.2GB04.022
R488、R486、 R489、R924	R483、R490、 R929、R934	SAMSUNG 1G K4W2G1646Q-BC1A	KN.2GB0B.040

Mount 10K 64.10025.6DL

XTAL Description

XTAL	Function	Frequency	Spec	Capacitance
X1801	CPU	25M	+/-30ppm CL:12P	C1814=12pF C1815=12pF
X1802	CPU	32.768K	+/-20ppm CL:7P	C1817=4pF C1818=4pF
X3	LAN	25M	+/-30ppm CL:12P	C294=15pF C295=15pF
X3501	HUB	12M	+/-20ppm CL:20P	C4603=18pF C4604=18pF
X5	SCALAR	14.318M	+/-20ppm CL:20P	C532=15pF C533=15pF
X7	GPU	27M	+/-30ppm CL:12P	C738=10pF C734=10pF

BOM Configuration

G_: GPU
GH_: Hynix VRAM and HW strap
GS_: Samsung VRAM and HW strap
NG_: Non-GPU
S_: Scalar
NS_: Non-Scalar
A_: AMP
NA_: Non-AMP
O_: OCP
O6_: 65W adaptor
O9_: 90W adaptor
R_: Reserve

CPU: INTEL BAY TRAIL-D
J2900 - KC.BTD01.29C
J1900 - KC.BTD01.19C
J1800 - KC.BTD01.18C

SIO: IT8732F
BX - 71.08732.00E
CX - 71.08732.A0E
SCALAR: RTD2486
71.02486.D0G

GPU: GT820M N15V-GM-S-A2
071.0N15V.0B0U
KG.VGM0V.002

GPU VRAM:
HYNIX H5TC2G63FFR-11C
KN.2GB0G.038
SAMSUNG K4W2G1646Q-8C1A
KN.2GB0B.040
MICRON MT41J128M16JT-093G:K
KN.2GB04.022

LAN: RTL8111GA
71.08111.Y03

Audio Codec: ALC269Q
71.00269.H03

Amplifier: TAS5707
74.05707.01T


USB3.0 redriver: PS8713
71.08713.003

SATA3.0 redriver: PS8520
71.08520.003

LVDS translator: RTD2136
71.02136.B04

Madrid Lite UMA SKU : NS,NA,O,O6,NG
Madrid Lite GPU with Hynix SKU : NS,NA,O,O9,G,GH
Madrid Lite GPU with Samsung SKU : NS,NA,O,O9,G,GS

Madrid Lite



Wistron Incorporated
12F, 88, Hsin Tai Wu Rd
Hsichang, Taipei

Title

Cover Page

Size

Customer

Document Number

Madrid Lite

Rev

1A

Date

Friday, June 27, 2014


Sheet


1

of


62




Project Name: PIBTDL-Madrid Lite
Project Code: 3PD018010001
PCB Version: -1
PCB Number : 13142-1
PCB Size : 150mmx240mm






Source	Destination	Signal
--------	-------------	--------










Dallas GPIO Table

Version: 2012/11/27


IC Pin Name	Power Well	Default	Default State	Signal Name	Usage	BIOS Programming					Comment
						S0	S1	S3	S4	S5	
GENINT1_L/GPIO32	VDD_33	null	Input, 15K PU	no use	no use						
GENINT2_L/GPIO33	VDD_33	null	Input, 15K PU	no use	no use						
SCLO/GPIO43	VDD_33	null	Input	SMB0_CLK	SMBUS0	Native	Native	Native	Native	Native	2.2K to 303V_S0
SD_LED/GPIO45	VDD_33	null	Output	no use	no use						
SDAQ/GPIO47	VDD_33	null	Input	SMB0_DATA	SMBUS0	Native	Native	Native	Native	Native	2.2K to 303V_S0
SERIRQ/GPIO48	VDD_33	SERIRQ	Input, 15K PU	SERIRQ_N	SERIRQ	Native	Native	Native	Native	Native	10k(R) to 303V_S0
GPIO49	VDD_33	GPIO49	Input	no use	no use						
GPIO50	VDD_33	GPIO50	Input, 15K PU	KEY0_TEST	BTN test	GPI	GPI	GPI	GPI	GPI	1K to 303V_S0
GPIO51	VDD_33	GPIO51	Input	TP51	no use						
FANOUT0/GPIO52	VDD_33	null	Output, 15K PU	no use	no use						
DEVSLP[0]/GPIO55	VDD_33	GPIO55	Input, 15K PU	TP29	no use						
FANIN0/GPIO56	VDD_33	null	Input, 15K PU	no use	no use						
GPIO57	VDD_33	GPIO57	Input, 15K PU	TP48	no use						
GPIO58	VDD_33	GPIO58	Input, 15K PU	TP49	no use						
DEVSLP[1]/GPIO59	VDD_33	GPIO59	Input, 15K PU	PANEL_OFF_R	panel ON/OFF	GPI	GPI	GPI	GPI	GPI	EC: 10k to 303V_A scalar: 10k to P3P3V
CLK_REQ0_L/SATA_0_S1_L/SATA_ZP0_L/GPIO60	VDD_33	null	Input, 15K PU	BLANCLK_REQ_N_1	clock request (Reserved)						10k(R) to 303V_S0
CLK_REQ1_L/GPIO61	VDD_33	null	Input, 15K PU	CLK_PCIE_WLAN_REQ#	clock request (Reserved)						
CLK_REQ2_L/GPIO62	VDD_33	null	Input, 15K PU	no use	no use						
CLK_REQ3_L/SATA_0_S1_L/SATA_ZP1_L/GPIO63	VDD_33	null	Input, 15K PU	no use	no use						
GPIO64	VDD_33	GPIO64	Input, 15K PU	SMBUS0_SSP	scalar FW	GPO L	GPO L	GPO L	GPO L	GPO L	100k to GND controlled by SW tool
CLK_REQ0_L/GPIO65/ OSCIN	VDD_33	null	Input, 15K PU	PEG_CLKREQ#	clock request (Reserved)						
SPKR/GPIO66	VDD_33	SPKR	Output	beep	no use	Native	Native	Native	Native	Native	
SATA_ACT_L/GPIO67	VDD_33	SATA_ACT_L	Output	no use	no use						
GPIO68	VDD_33	GPIO68	Input, 15K PU	SYS_ID2	SYS ID	GPI	GPI	GPI	GPI	GPI	
GPIO69	VDD_33	GPIO69	Input, 15K PU	SYS_ID3	SYS ID	GPI	GPI	GPI	GPI	GPI	
GPIO70	VDD_33	GPIO70	Input, 15K PU	APU_PROCHOT#_R	thermal (Reserved)						1K to 303V_S0
GPIO71	VDD_33	GPIO71	Input	SYS_ID1	SYS ID	GPI	GPI	GPI	GPI	GPI	
SD_CLK/SCUK_2/GPIO73	VDD_33	null	Input, 50K PU	no use	no use						
SD_CMD/GPIO74	VDD_33	null	Input, 50K PU	no use	no use						
SD_CD/GPIO75	VDD_33	null	Input, 50K PU	no use	no use						
SD_WP/GPIO76	VDD_33	null	Input, 50K PU	no use	no use						
SD_DATA0/SDAT1_2/GPIO77	VDD_33	null	Input, 50K PU	no use	no use						
SD_DATA1/SDAT0_2/GPIO78	VDD_33	null	Input, 50K PU	no use	no use						
SD_DATA2/GPIO79	VDD_33	null	Input, 50K PU	no use	no use						
SD_DATA3/GPIO80	VDD_33	null	Input, 50K PU	no use	no use						
SPI_WP_L/GPIO161	VDD_33_ALW	SPI_WP_L	Input	ROM_RST#	SPI	Native	Native	Native	Native	Native	10k to 303V_S5
SPI_CLK/GPIO162	VDD_33	SPI_CLK	Input, 15K PD	SPI_CLK	SPI	Native	Native	Native	Native	Native	
SPI_DO/GPIO163	VDD_33_ALW	SPI_DO	Input, 15K PD	SPI_DATAOUT	SPI	Native	Native	Native	Native	Native	
SPI_DI/GPIO164	VDD_33_ALW	SPI_DI	Input, 15K PD	SPI_DATAIN	SPI	Native	Native	Native	Native	Native	
SPI_CS1_L/GPIO165	VDD_33	SPI_CS1_L	Input, 15K PU	SPI_CS0_N	SPI	Native	Native	Native	Native	Native	10k to 303V_S5
SPI_CS2_L/GPIO166	VDD_33	SPI_CS2_L	Input, 15K PU	EDID_RDY	EDID for APU	GPI	GPI	GPI	GPI	GPI	10k to 303V_S5
AZ_S0IN0/GPIO167	VDD_33_ALW	AZ	Input, 13.6K PD	AZ_S0IN0	AZ	Native	Native	Native	Native	Native	10k(R) to GND
AZ_S0IN1/GPIO168	VDD_33_ALW	AZ	Input, 13.6K PD	AZ_S0IN1	AZ	Native	Native	Native	Native	Native	10k(R) to GND
AZ_S0IN2/GPIO169	VDD_33_ALW	AZ	Input, 13.6K PD	AZ_S0IN2	AZ	Native	Native	Native	Native	Native	10k(R) to GND
AZ_S0IN3/GPIO170	VDD_33_ALW	AZ	Input, 13.6K PD	AZ_S0IN3	AZ	Native	Native	Native	Native	Native	10k(R) to GND
GPIO174	VDD_33_ALW	GPIO 174	Input	Wake#_PCIE	wake up	GPO H	GPO H	GPO H	GPO H	GPO H	10k to 303V_S5
IR_LED_L/LB_L/GPIO184	VDD_33_ALW	null	Input, 15K PU	Wake#_LOM	wake up	GPO H	GPO H	GPO H	GPO H	GPO H	10k to 303V_S5
SC11/GPIO227	VDD_33_ALW	null	Input	SMB1_CLK	SMBUS1	Native	Native	Native	Native	Native	2.2K to 303V_S5
SDA1/GPIO228	VDD_33_ALW	null	Input	SMB1_DATA	SMBUS1	Native	Native	Native	Native	Native	2.2K to 303V_S5
GA20IN/GEVENT0#	VDD_33	GA20 IN	Input, 15K PU	KA20GATE	GA20IN	Native	Native	Native	Native	Native	10k(R) to 303V_S0
GEVENT2#	VDD_33_ALW	null	Input, 15K PU	SPI_SW	only strapping						strap low
LPC_PME# / GEVENT3#	VDD_33_ALW	null	Input, 15K PU	PME#_M	LPC	Native	Native	Native	Native	Native	2.2k(R) to 303V_S5
GEVENT4#	VDD_33_ALW	null	Input	THERMAL_SHUT#	thermal (Reserved)						10k(R) to 303V_S5
LPC_PDR# / GEVENT5#	VDD_33_ALW	null	Output	TP_LPC_PDR#	no use						
IR_TX1 / GEVENT6#	VDD_33_ALW	null	Input, 15K PU	no use	no use						
GEVENT7#	VDD_33_ALW	null	Input	EC_SMI#	(Reserved)						10k to 303V_S5
WAKE# / GEVENT8#	VDD_33_ALW	null	Input, 15K PU	PCIE_WAKE#	wake up	Native	Native	Native	Native	Native	10k to 303V_S5
SPI_HOLD# / GEVENT9#	VDD_33_ALW	Strap	Input	SST_HOLD#_1_R	SPI	Native	Native	Native	Native	Native	10k to 303V_S5
GEVENT10#	VDD_33_ALW	null	Input, 15K PU	no use	no use						
GEVENT11#	VDD_33_ALW	null	Input, 15K PU	no use	no use						
USB_OC0# / SPI_TPM_CS# / TRST# / GEVENT12#	VDD_33_ALW	USB_OC0#	Input, 15K PU	USB_OC_01	USB OCP	Native	Native	Native	Native	Native	10k to 303V_S5
USB_OC1# / TDI# / GEVENT13#	VDD_33_ALW	null	Input, 15K PU	USB_OC_23	USB OCP	Native	Native	Native	Native	Native	10k to 303V_S5
USB_OC2# / TCK# / GEVENT14#	VDD_33_ALW	null	Input, 15K PU	no use	no use						
USB_OC3# / TDO# / GEVENT15#	VDD_33_ALW	null	Input, 15K PU	no use	no use						
AC_PRES# / IR_RX0# / GEVENT16#	VDD_33_ALW	null	Input, 15K PU	AC_PRES	no use						
GEVENT17#	VDD_33_ALW	null	Input, 15K PU	no use	no use						
BLINK# / GEVENT18#	VDD_33_ALW	null	Input, 15K PU	no use	no use						
SYS_RESET# / GEVENT19#	VDD_33_ALW	SYS_RESET_L	Input, 15K PU	FP_RST_N	no use						
IR_RX1 / GEVENT20#	VDD_33_ALW	null	Input, 15K PU	no use	no use						
IR_TX0 / GEVENT21#	VDD_33_ALW	null	Input, 15K PU	no use	no use						
GEVENT22#	VDD_33_ALW	null	Input, 15K PU	no use	no use						
LPC_SMI# / GEVENT23#	VDD_33_ALW	null	Input, 15K PU	no use	no use						

IC Pin Name	Power Well (GPIO)	Default	Default State	Signal Name	Usage	Open Drain / Push Pull	BIOS Programming					Comment
							S0	S1	S3	S4	S5	
PCIRST3#/GP10	3V5B	PCIRST3#	Native	AMP_PDN#	mute	DO/DI/O	GPO H	GPO H	GPO H	GPO H	GPO H	10k to 303V_A controlled by EC H: ON, L: OFF/mute
PCIRST2#/GP11	3V5B	PCIRST2#	Native	PCIRST2#	RESET	DO/DI/O	Native	Native	Native	Native	Native	10k(R) to 303V_A
PCIRST1#/GP12	3V5B	PCIRST1#	Native	PCIRST1#	RESET	DO/DI/O	Native	Native	Native	Native	Native	10k(R) to 303V_A
PWROK1/GP13	3V5B	PWROK1	Native	PWROK3_1	PWROK	DO/DI/O	Native	Native	Native	Native	Native	1k to 303V_S0 set delay to 200ms
VCORE_EN/PCH_C1/GP14	3V5B	VCORE_EN	Native	LAN_PWR_EN	LAN power (reserved)	DO/DI/O/DI/O	GPO H	GPO H	GPO H	GPO H	GPO H	390k to 303V_S5
PCIRST1#N/CIRTX2/GP15/CPU_PG	3V5B	CIRTX2	Native	SIO_PCIRST1#N	RESET	DI/DO/DI/O/DOD	Native	Native	Native	Native	Native	10k to 303V_A
SVS8_CTRL# / CIRRX2/GP16	3V5B	SVS8_CTRL#	Native	EC_EUP	EUP	DO/DI/DI/O	Native	Native	Native	Native	Native	10k to 303V_A
RI2H/GP17	3V5B	null		SPI_WP_R_N	SPI WP	DI/DI/O	GPO H	GPO H	GPO H	GPO H	GPO H	H: can write L: write protect
CTS2H/GP20	3V5B	GP20		PANEL_SW_EC	panel ON/OFF	DI/DI/O	GPI	GPI	GPI	GPI	GPI	10k to 303V_A controlled by EC
DCD2H/GP21	3V5B	GP21		PANEL_CTRL	panel ctrl (reserved)	DI/DI/O	GPI	GPI	GPI	GPI	GPI	10k to 303V_A controlled by EC
SKC/GP22	3V5B	GP22		SIO_SCK_R	EC EPROM	DO/DI/O	Native	Native	Native	Native	Native	1k to 303V_A
SI/GP23	3V5B	GP23		SIO_SI	EC EPROM	DO/DI/O	Native	Native	Native	Native	Native	1k to 303V_A
RTS2H/GP24	3V5B	GP24		THERMAL_SHUT#_SIO	thermal (reserved)	DO/DI/O	GPO H	GPO H	GPO H	GPO H	GPO H	10k(R) to 303V_S5
DSR2H/GP25	3V5B	GP25		SIO_Audio_Mute	mute (reserved)	DI/DI/O	GPO H	GPO H	GPO H	GPO H	GPO H	10k to 303V_A
SOUT2/GP26	3V5B	GP26		SIO_UART1_TX	UART	DO/DI/O	Native	Native	Native	Native	Native	10k to 303V_A
SIN2/GP27	3V5B	GP27		SIO_UART1_RX	UART	DI/DI/O	Native	Native	Native	Native	Native	10k to 303V_A
ATXPG/GP30	3V5B	ATXPG	Native	SIO_ATXPG	sequence	DI/DI/O	Native	Native	Native	Native	Native	10k to 303V_S0
PWMOUT/GP31	3V5B	PWMOUT	Native	W3_DISABLE_N	wake up	DO/DI/O	GPO H	GPO H	GPO H	GPO H	GPO H	10k to 303V_S5 L: disable
DPWROK/GP32	3V5B	DPWROK	Native	W1_DISABLE_N	wake up	DO/DI/O	GPO H	GPO H	GPO H	GPO H	GPO H	10k to 303V_S5 L: disable
SUSACK#/GP33	3V5B	SUSACK#	Native	SIO_BOARD_ID3	board ID	DO/DI/O	GPI	GPI	GPI	GPI	GPI	controlled by EC H: scalar, L: non-scalar
SUSWARN#/GP34	3V5B	SUSWARN#	Native	SIO_BOARD_ID2	board ID	DO/DI/O	GPI	GPI	GPI	GPI	GPI	board stage
FAN_TAC4/GP35	3V5B	FAN_TAC4	Native	SIO_BOARD_ID1	board ID	DI/DI/O	GPI	GPI	GPI	GPI	GPI	board stage
FAN_CTL3/GP36	3V5B	FAN_CTL3	Native	no use	no use	DO/DI/O	GPO H	GPO H	GPO H	GPO H	GPO H	
FAN_TAC3/GP37	3V5B	FAN_TAC3	Native	EC_AMP_RST	mute	DI/DI/O	GPO L	GPO L	GPO L	GPO H	GPO H	10k to 303V_A controlled by EC H: reset/mute, L: normal
3V5BSW#/GP40	3V5B	3V5BSW#	Native	SLP_S3_N_R3	sequence	DO/DI/O	GPI	GPI	GPI	GPI	GPI	10k to 303V_S5 controlled by EC
PWROK2/GP41	3V5B	PWROK2	Native	PWROK3_2	PWROK (reserved)	DO/DI/O	Native	Native	Native	Native	Native	10k to 303V_S5
PSON#/GP42	3V5B	PSON#	Native	SIO_PSON_N	S0 power (reserved)	DO/DI/O	Native	Native	Native	Native	Native	4.7k to 303V_A
PANSWH#/GP43	3V5B	PANSWH#	Native	PB_IN_N_1	PWR BTN	DI/DI/O	Native	Native	Native	Native	Native	330k to 303V_A
PWROH#/GP44	3V5B	PWROH#	Native	SW_ON_N_SIO	sequence	DO/DI/O	Native	Native	Native	Native	Native	10k to 303V_S5
D_RX0/SMCLK2 / GP46	3V5B	null		SMCLK2_SIO	SIO SMBUS2	DI/DI/O/DI/O	Native	Native	Native	Native	Native	10k to 303V_A controlled by EC
D_TX0/SDMAT2 / GP47	3V5B	null		SMBDAT2_SIO	SIO SMBUS2	DO/DI/O/DI/O	Native	Native	Native	Native	Native	10k to 303V_A controlled by EC
GP0/GP50	3V5B	S0	Native	SIO_S0	EC EPROM	DI/DI/O	Native	Native	Native	Native	Native	1k to 303V_A
FAN_CTL2/GP51	3V5B	FAN_CTL2	Native	SUSLED_R_N	LED	DO/DI/O	Native	Native	Native	Native	Native	10k to USB30_VCCA
FAN_TAC2/GP52	3V5B	FAN_TAC2	Native	EC_SMI#	(Reserved)	DI/DI/O	GPO H	GPO H	GPO H	GPO H	GPO H	10k to 303V_S5
SUSCH#/GP53	3V5B	SUSCH#	Native	SLP_S5_N_R	sequence	DI/DI/O	Native	Native	Native	Native	Native	10k to 303V_S5
PME#/GP54	3V5B	PME#	Native	LPC_PME_N	LPC	DO/DI/O	Native	Native	Native	Native	Native	2.2k(R) to 303V_S5
RSRST#/CIRRX1/GP55	3V5B	RSRST#	Native	ICH_RSRST_N_R	sequence	DO/DI/DI/O	Native	Native	Native	Native	Native	10k to 303V_S5
MCLK/GP56	3V5B	MCLK	Native	MCLK	no use	DI/DI/O	Native	Native	Native	Native	Native	10k to SV_S5
MDAT/GP57	3V5B	MDAT	Native	MDAT	no use	DI/DI/O	Native	Native	Native	Native	Native	10k to SV_S5
KCLK/GP60	3V5B	KCLK	Native	KBCLK	no use	DI/DI/O	Native	Native	Native	Native	Native	10k to SV_S5
KDAT/GP61	3V5B	KDAT	Native	KBCLK	no use	DI/DI/O	Native	Native	Native	Native	Native	10k to SV_S5
KRST#/GP62	3V5B	KRST#	Native	KBRST_N	KBRST	DO/DI/O	Native	Native	Native	Native	Native	10k(R) to 303V_S0
SLP_SUS#/VLDI_TN/GP63	3V5B	SLP_SUS#	Native	APU_PROCHOT#	(Reserved)	DI/DODI/O	GPI	GPI	GPI	GPI	GPI	1k to 303V_S0 controlled by EC
GP70/KSIO	3V5B	KSIO	Native	DET_HDMI	scalar/HDMI	DI/DI/DI	GPI	GPI	GPI	GPI	GPI	10k to 303V_A controlled by EC
GP71/KS11	3V5B	KS11	Native	SCALAR_EN	scalar/HDMI	DI/DI/DI	GPO H	GPO H	GPO H	GPO L	GPO L	10k to 303V_A controlled by EC H: enable scalar
GP72/KS00	3V5B	KS00	Native	EUP_DS_W_SEL	strap	DI/DI/DO	GPO H	GPO H	GPO H	GPO H	GPO H	10k to 303V_A
GP73/KS01	3V5B	KS01	Native	SIO_PANEL_ON	panel ON/OFF	DI/DI/DO	GPO H	GPO H	GPO H	GPO H	GPO H	10k to 303V_A controlled by EC L: panel ON
GP74/KS02	3V5B	KS02	Native	SIO_PANEL_OFF	panel ON/OFF	DI/DI/DO	GPO H	GPO H	GPO H	GPO H	GPO H	10k to 303V_A controlled by EC L: panel OFF
GP75/KS03	3V5B	KS03	Native	LVDS_BI_EN_1	panel ON/OFF	DI/DI/DO	GPI	GPI	GPI	GPI	GPI	10k to 303V_A controlled by EC
GP76/KS04	3V5B	KS04	Native	no use	no use	DI/DI/DO	GPO H	GPO H	GPO H	GPO H	GPO H	
GP77/KS05	3V5B	KS05	Native	SIO_MEM_EVENT_L	power consum. (reserved)	DI/DI/DO	GPO H	GPO H	GPO H	GPO H	GPO H	controlled by EC
IO_SCI#/GP85/SMDATO	3V5B			SIO_SMDATO	SIO SMBUS0	DO/DI/DI/DI/O	Native	Native	Native	Native	Native	4.7k to 303V_S0 controlled by EC
GP86/SMCLK0	3V5B			SIO_SMCLK0	SIO SMBUS0	DI/DI/DI/O	Native	Native	Native	Native	Native	4.7k to 303V_S0 controlled by EC






reserve the 0402 0.1u caps on reset for EMI



reserve the 0402 0.1u caps on reset for EMI



Madrid Lite

wistron

Wistron Incorporated
12F, 88, Hsin Tai Wu Rd
Hsichih, Taipei

Title

CPU (VCC CORE)

Size

Document Number

Custom

Madrid Lite

Rev


1A

Date:






Tuesday, July 22, 2014

Sheet

10 of 62



Pair	Device
0	USB3.0 Port 0 (USB3S2)
1	USB HUB IC
2	CAM1
3	TOUCH1












Table 55. S4/S5 to S0 (Power Up) Sequence

Parameter		Min	Max	Unit	Notes
T0	RTC_VCC to ILB_RTC_TEST# de-assertion	9		ms	
T1	V3P3A valid to PMC_RSNRST# de-assertion	10		us	
T2	Core wait stable to DRAM_CORE_PWRGD and PMC_CORE_PWRGD assertion	100		ms	
T3					







VCORE




reserve the 0402 0.1u caps
on reset for EMI(5/9).




DDR_VDDQ




close to pin AD38 & AF38




reserve the 0402 0.1u caps
on reset for EMI(5/9).



VNN_GFX




reserve the 0402 0.1u caps
on reset for EMI(5/9).




20150515 Nick add for power request


3D3V_S5




3D3V_S0




1D8V_S5






1D8V_S0




1D5V_S0




1D35V_S0




VGA_1P35V












1D05V_S0



1D0V_S5



1D0V_S0



Madrid Lite

Wistron Incorporated
12F, 88, Hsin Tai Wu Rd
Hsinchu, Taipei

File
CPU (POWER CAP2)


Size
Custom

Document Number
Madrid Lite

Rev
1A

Date: Wednesday, June 18, 2014

Sheet 17 of 62



Madrid Lite



Wistron Incorporated
12F, 88, Hsin Tai Wu Rd
Hsichih, Taipei

Title

CPU (VSS)

Size

Document Number

Custom

Madrid Lite

Rev
1A

Date:

Wednesday, June 18, 2014

Sheet

18

of

62

STRAP RESISTORS SHOULD BE PLACED CLOSE TO SOC
SHOULD BE PLACED OUTSIDE KOZ AREA

Description	BIOS Boot Selection	Security Flash Descriptors	DDI0 Detect	DDI1 Detect	DDI1 Detect	Top swap
GPIO	GPIO_S0_SC[063]	GPIO_S0_SC[065]	DDI0_DDCDATA	DDI1_DDCDATA	MDSI_DDCDATA	GPIO_S0_SC [56]
Schematic						
High	SPI	Normal Operation	DDI0 detected	DDI1 detected	DDI1 detected	
Low	LPC	Override	DDI0 not detected	DDI1 not detected	DDI1 not detected	

2.25 Hardware Straps

All straps are sampled on the rising edge of PMC_CORE_PWROK.

Table 27. Straps

Signal Name	Function	Default	Strap Exit	Strap Description
GPIO_S0_SC[63]	Legacy	1b	PMC_CORE_PWROK de-asserted	BIOS Boot Selection 0 = LPC 1 = SPI
GPIO_S0_SC[65]	Legacy	1b	PMC_CORE_PWROK de-asserted	Security Flash Descriptors 0 = Override 1 = Normal Operation
DDI0_DDCDATA	Display	0b	PMC_CORE_PWROK de-asserted	DDI0 Detect 0 = DDI0 not detected 1 = DDI0 detected
DDI1_DDCDATA	Display	0b	PMC_CORE_PWROK de-asserted	DDI1 Detect 0 = DDI1 not detected 1 = DDI1 detected
MDSI_DDCDATA	Display	0b	PMC_CORE_PWROK de-asserted	DDI1 Detect 0 = DDI1 not detected 1 = DDI1 detected

27.1.1.2 Hardware Controlled

System hardware, external to the SoC, can be used to assert or de-assert the Top-Swap strapping input signal. If the signal is sampled as being asserted during power-up then Top-Swap is active.

Note: The Top-Swap strap is an active high signal and is multiplexed with the GPIO_S0_SC[56] signal.

Madrid Lite

wistron

Wistron Incorporated
12F, 88, Hsin Tai Wu Rd
Hsichih, Taipei

Title

CPU (STRAP)

Size

Document Number

Madrid Lite

Rev

1A




Date: Wednesday, June 18, 2014

Sheet 19 of 62

	5	4	3	2	1
D					D
C					C
B					B
A				<div>Madrid Lite</div> <div> <div> <div> <div>wistron[®]</div> <div> Wistron Incorporated 12F, 88, Hsin Tai Wu Rd Hsichih, Taipei </div> </div> <div> <div>Title</div> <div>DDR3L-SODIMM1</div> </div> <div> <div>Size</div> <div>A</div> </div> <div> <div>Document Number</div> <div>Madrid Lite</div> </div> <div> <div>Rev</div> <div>1A</div> </div> </div> <div> <div>Date: Wednesday, June 18, 2014</div> <div>Sheet 20 of 62</div> </div> </div>	A
	5	4	3	2	1

35 F_USB9P <<< F_USB9P
35 F_USB9N <<< F_USB9N

36 USB_PP9_C <<<
36 USB_PN9_C <<<



Madrid Lite

wistron

Wistron Incorporated

12F, 88, Hsin Tai Wu Rd
Hsichih, Taipei

Title

Front BD Connector






Size
A

Document Number
Madrid Lite






Rev
1A

Date: Wednesday, June 18, 2014

Sheet 22 of 62



(SD only)



Madrid Lite



Wistron Incorporated
12F, 88, Hsin Tai Wu Rd
Hsichih, Taipei

Title	RTS5143 (CARD READER)
-------	-----------------------


Size	Document Number
Custom	Madrid Lite

Rev
1A



Date: Friday, July 25, 2014

Sheet 26 of 62


ANNIE Run Power



12/25 Derek
Delete U13/U15 power MOS
Add TPS22966 for 3V/5V_S0 power
1/14 Daniel Change EN pin from 12V_S0_PG
1/16 Daniel SWAP 3D3V_S0 & 5V_S0 for Layout
and change Enable Pin to RUNPWR_R6




EUP Power



AspireLink



TBD

Madrid Lite



		Wistron Incorporated 12F, 88, Hsin Tai Wu Rd Hsichih, Taipei	
Title AspireLink			
Size A	Document Number Madrid Lite		Rev 1A
Date: Wednesday, June 18, 2014		Sheet 28	of 62

SSID = VIDEO


Modified by Kenyon. Use CMC to choose signal source. 2012/11/07




01/14 Daniel change U59 symbel to 74.00554.073



20140116 EMI ISSUE Daniel mont 1000P




19V boost to 50V





11/27 Jimmy update Cable Spec

Panel Model	ID0	ID1	ID2	Vout
LG LM230WF3-SLK1	0	0	0	3.4 Vout 1.6 RTN
LG LM230WF5-TLF1	0	0	1	3.4 Vout 1.6 RTN
LG LM230WF3-SLL1	0	1	0	3.4 Vout 1.6 RTN
CMI M195FGE-L23 C1	1	0	0	1.25.6 Vout 3.4 RTN
CMI M195FGE-L20 C3	1	1	0	1.25.6 Vout 3.4 RTN
CMI M195FGE-L20 C1	1	1	1	1.25.6 Vout 3.4 RTN




WUG1 from 20.X0792.030 change to 20.X0631.030 ---
1/31/13 Jerry Feng(Pisa):插入排線后推桿很難閉合到位




2 Nick change R377 to 499ohm

HDMI Level Shifter & CONNECTOR




HDMI-IN





39,42 DET_HDMI# <<< (S)B409 1KR2J-1-GP 2 1 DET_HDMI_C

For HDMI 1.3 Spec






7/2 Richard
Del the resistor for NV suggestion.

EMI/ESD near Connector



11/18 Akuan add dummy F



Michael 2011/12/01
change R283 and R305 from 100ohm to 47ohm
Vendor Comment


Michael 2011/12/01

All 10K RES "Reserve"

Vendor Comment







Michael 2011/12/02

Add 0ohm and unmount
Common mode choke



Change to suitable type
20131023 Kenyon


SATA HDD Connector



SSID = USB

VCC5_USB

2012/11/10 David
Dallas change to 3D3V_A



Madrid Lite

wistron

Wistron Incorporated

12F, 88, Hsin Tai Wu Rd
Hsichih, Taipei

Title
USB 2.0 Power SW

Size
Custom

Document Number
Madrid Lite


Rev
1A

Date: Tuesday, July 22, 2014


Sheet 33 of 62

20140508 Nick change F7 to 074.07549.0099

2011/10/8 High ACTIVE TYPE!!



0ohm: 66.R0036.04L




To APU




2012/07/12
If use NXP
R126,R136= 0ohm
R81=NC
If use TI
R126,R136,R81= 0ohm

2012/10/5 David
Directly connected inside chip footprint for signal quality
(SA only!!!)






From APU
To conn




2012/11 David changes USB302 from 22.10254.791(connc) change to 22.10341.B51(T-conn) for stop use connc
layout cautions: TC6201 should be close to USB3R1

USB 3.0 Connector Pin definition	
1	POWER
2	USB 2.0 D-
3	USB 2.0 D+
4	GND
5	StdA_SSRX- SuperSpeed RX
6	StdA_SSRX+ SuperSpeed RX
7	GND
8	StdA_SSTX- SuperSpeed TX
9	StdA_SSTX+ SuperSpeed TX



Enable/Disable USB output port: D+/D- pull high 1K to disable USB port
Set USB port to be internal (non-removable): set OC pin is floating
Set USB port to be external (removable): set OC pin is non-floating (pull high 10K to 3.3V or USB OC#)






















































































































Enable/Disable USB output port: setting by EEPROM



	PGreen1	PGreen2	PGreen3	PGreen4	PGreen5	PGreen6	PGreen7
Non-Removable	X	1	1	1	1	1	1

1 : Pull up 15K to DVDD
PGreen2 & PGreen3 do not set to 1 concurrently

Group	USB	Device	
1	C1_DM11 (3) C1_DP1 (4)	USB8R1	external
2	C2_DM11 (9) C2_DP1 (10)	USB2S1	external
3	C2_DM2 (12) C2_DP2 (13)	SD	internal
4	C1_DM23 (22) C1_DP3 (23)	USB2R1	external
5	C2_DM3 (24) C2_DP3 (25)	USB2R2	external
6	C1_DM4 (27) C1_DP4 (28)	USB2R3	external
7	C2_DM4 (29) C2_DP4 (30)	MINI1	internal

22	F_USB3P																																																																																																																						
----	---------	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	--

(Hub Internal VR output from pin 63/64 V33 = HUB_DVDD)



Option:
24C02 for VID, PID,
Strapping, Configuration.
Option for 1-tier hub



Option for 2-tier hub






Figure 1: Schematic representation of the SD, MIN1, and PIN48 loci. The figure shows three genomic regions: SD (SDS-DNA), MIN1 (MINI-DNA), and PIN48 (PIN-DNA). Each region contains a series of RFLP markers (R4633, R4634, R4635, R4636, R4637, R4638, R4639, R4640) and a central marker (R4634, R4635, R4636, R4637, R4638, R4639, R4640). The markers are flanked by HinfI (H) and SmaI (S) restriction sites. The SD region is labeled 'SD' and the MIN1 region is labeled 'MIN1'. The PIN48 region is labeled 'PIN48'.

SSID =USB2.0



USB Port2 -> WEB CAM



DMIC Connector




USB Port 1 -> TOUCH




PIN NO.	PIN Name	PIN NO.	PIN Name
1	VUSB	1	VUSB
2	D-	2	D-
3	D+	3	D+
4	GND	4	GND
5	Shield	5	Shield

USB Port 0,1,4-> REAR I/O




USB Port 7-> RF KB Dongle



SSID = Wireless and Bluetooth

Mini Card Connector(Wireless LAN+BT)




Madrid Lite




wistron


Wistron Incorporated
12F, 88, Hsin Tai Wu Rd
Hsichih, Taipei

Title
MINI PCIE CARD (WLAN/BT)


Size	Document Number	Rev
Custom	Madrid Lite	1A
Date:	Friday, July 25, 2014	Sheet 37 of 62








```
AO3418 NMOS 3.1A, 60mohm,Vgs=10V
NMOS H: Enable L:Disable
3.1A 60 mohm(10V)
(Vds 30V,Vgs 12V)
```



303V SS

600mA

P3P3V

435mA

P1P2V

C548 (S.)

C547 (S.)

C544 (S.)

C545 (S.)

SC10U10V52Y-1GP

SCD1U16V22Y-3GP


SCD1U16V22Y-2GP





SOIT223 U43 (S.)



LD117AG-12-AA3-A-R-GP

2nd: 74.Z1117.03C(BCD)




11/18 Derek change U43 to P/N: 74.D1117.G3C

GPI input		From	High	Low	Default
Pin69	GPI-1 PC Power ON  SLP_S3_N 13.39.42.53.46.62	SB	PC	Monitor	Monitor
Pin109	GPI-2 Mode change/ Panel OnOff	SW	Normal	Touch	PC: PC (PC->HDMI) Monitor: HDMI, VGA (HDMI)

Pin55	GPO-2 Panel On/OFF	 SCALAR_YDD_EN 29.42	Scalar	ON	OFF	PC: ON Monitor: Detect signal
Pin104	GPO-3 PC/Monitor	 PC_MONITOR_SW 24.42	Scalar	PC	Monitor	PC: PC, Monitor: HDMI, VGA
Pin101	GPO-5 Video	 BLON_EN# 29.42	Scalar	Disable	Enable	Disable
Pin72	GPO-6 Audio Mute	 SHDN_MUTE_AP_CTL 42.42	Scalar	on-Mute	MUTE	MUTE




ZZ.SCREW.541



2012/10/2 David
Dallas no Chrome OS


CPU

HS1
STF296R205H152-GP




CPU

HS2
STF296R205H152-GP




CPU

HS3
STF296R205H152-GP



34.3HJ01.001


MINI PCIE




2012/11/06 David
34.3HJ03.001 is for 62.10043.E41 (London)
34.3KF01.001 is for 62.10043.G11 (Pisa)
2013/11/11 Derek
34.3HJ01.001 is for Beema

VGA

HS6
STF296R205H152-GP



HS5
STF296R205H152-GP



Madrid Lite

wistron

Wistron Incorporated
12F, 88, Hsin Tai Wu Rd
Hsichih, Taipei

Title

STAND OFF / HOLE / EMI CAP

Size
B

Document Number
Madrid Lite

Rev
1A

Date: Wednesday, June 18, 2014

Sheet 44 of 62

Material part

LGA115x CPU SOCKET Symbol

Vendor: LOTES
P/N: 22.78003.011

Vendor: FOXCONN
P/N: 22.78006.001

Vendor: LOTES
P/N: 22.78002.011
Thickness: max 2.2mm (含mylar及螺孔高)

Vendor: FOXCONN
P/N: 22.78006.011
Thickness: 2.0mm (含mylar)

Vendor: LOTES
P/N: 22.78005.171

Vendor: FOXCONN
P/N: 22.78005.161

2013/03/19 David
Removed CPU socket & back plate & cover

LABEL



LBL1
LABEL
(45.41107.011)



LBL2
LABEL
(R_)




LBL3
LABEL
(R_)

MB serial NO# and MAC address
40.3KP03.001 -> 35 x 15mm

45.41107.011 -> 70 x 8mm

45.41115.001 -> 24 x 12.5mm for aDallas



20140618 Bogis
add ESD component
D38 for 3D3V_S5
D39 for 1D8V_S0
D40 for 1D5V_S0

Vendor: LOTES
P/N: 22.78005.171

Vendor: FOXCONN
P/N: 22.78005.161

HeatSink Symbol

2013/03/19 David
Removed HeatSink

Vendor
P/N:
60.3ET05.001
60.3ET05.011
60.3ET05.021

Battery Symbol



BTT2
BATTERY CR2032
(23.20068.001)

Vendor
P/N:
23.20068.001
23.20023.311
23.22063.001

Stand-off

2013/03/19 David
Removed Stand-off
since already exist

34.3KF01.001 for 5.2mm slot 62.10043.G11
34.3HJ03.001 for 9.0mm slot 62.10043.E41

PCB Symbol

Madrid Lite

wistron

Wistron Incorporated
12F, 88, Hsin Tai Wu Rd
Hsichih, Taipei

Title
HeatSink/Battery/etc

Size B Document Number
Madrid Lite

Rev
1A

Date: Tuesday, July 22, 2014 Sheet 45 of 62

14 PEG_TXP0 >>>> _____
 14 PEG_TXN0 >>>> _____
 14 PEG_TXP1 >>>> _____
 14 PEG_TXN1 >>>> _____

14 PCIE_RXP0 >>>> _____
 14 PCIE_RXN0 >>>> _____
 14 PCIE_RXP1 >>>> _____
 14 PCIE_RXN1 >>>> _____


13 CK_PEX_100M_16PORT_DP >>>> _____
 13 CK_PEX_100M_16PORT_DN >>>> _____







39 PLTRST_SL_N >>>> _____



49 PEX_RST_GPU <<<< _____

54 PWR_VGA_CORE_SENSE+ <<<< PWR_VGA_CORE_SENSE+ _____

54 PWR_VGA_CORE_SENSE- <<<< PWR_VGA_CORE_SENSE- _____









GF1XX SDDR3 CMD MAPPING			
CMD0	0-31	32-63	
CMD1	CSD*		
CMD2	CSD*		
CMD3	CKE		
CMD4	A14	A14	
CMD5	RST	RST	
CMD6	A0	A0	
CMD7	A7	A7	
CMD8	A0	A0	
CMD9	A0	A0	
CMD10	A4	A4	
CMD11	A1	A1	
CMD12	BA0	BA0	
CMD13	WE*	WE*	
CMD14	A15	A15	
CMD15	CAS*	CAS*	
CMD16		CSD*	
CMD17			
CMD18			
CMD19			
CMD20	A13	A13	
CMD21	A6	A6	
CMD22	A6	A6	
CMD23	A11	A11	
CMD24	A5	A5	
CMD25	A3	A3	
CMD26	BA2	BA2	
CMD27	BA1	BA1	
CMD28	A12	A12	
CMD29	A10	A10	
CMD30	RAS*	RAS*	
CMD31			

* A15 is not required for any x16 device, when up to x16 density
* A15 is only needed if we support all configurations, and only at x16



20140514 Nick change F7 to 68.00335.181

Part No.	Impedance(Ω) +/-25%
MHC1608 Series	
MHC1608S300QB	30



GPIO0, GPIO6 is for G6 feature, no need to connect since this project won't support G6.
GPIO1 is for FB voltage control, no need to connect since the FBVDDQ is 1.5V for all P-States.
GPIO12: High-to-Ac Mode/Low-Battery Mode enter slow down functional for power saving/Recommend Pull-High for AC mode.
GPIO13 PSI: Change Phase from two to one, and then enter slow down functional for power saving.

GPIO	Function
GPIO0	FB_CLAMP_MONITOR
GPIO1	MEM_VDD_CTL
GPIO2	UNUSED
GPIO3	UNUSED
GPIO4	UNUSED
GPIO5	Reserved
GPIO6	FB_CLAMP_TOL_REQ
GPIO7	30Vmax(LIMIT)
GPIO8	GPU Overtemp
GPIO9	FB Hot Control
GPIO10	GPU Thermal Alert
GPIO11	NA on Package
GPIO12	FBVDDQ AC Mode
GPIO13	PSI (High-to-Ac Mode/Low-Battery Mode)
GPIO14	NA on Package
GPIO15	NA on Package
GPIO16	NA on Package
GPIO17	NA on Package
GPIO18	NA on Package
GPIO19	NA on Package
GPIO20	NA on Package
GPIO21	NA on Package

Table 115. GB2-64 and GB4-128 GPIO Description

Pin Name	Normal Function	I/O	Functional Description	Recommended Default Pull-up or Pull-down
GPIO0	FB_CLAMP_MONITOR	I	FB Clamp monitor	100K pull-up
GPIO1	MEM_VDD_CTL	O	Memory VDD VDD	100K pull-up
GPIO2	UNUSED			
GPIO3	UNUSED			
GPIO4	UNUSED			
GPIO5	Reserved			
GPIO6	FB_CLAMP_TOL_REQ	O	Active low FB Clamp toggle request	100K pull-down
GPIO7	30Vmax	I	30Vmax LUT signal	100K pull-down
GPIO8	GPU Overtemp	I	GPU Overtemp Thermal Alert	100K pull-up
GPIO9	FB Hot Control	I	Active Low Thermal Alert	100K pull-up
GPIO10	GPU Thermal Alert	I	GPU Thermal Alert	100K pull-up
GPIO11	NA on Package			
GPIO12	FBVDDQ AC Mode	O	Memory VDD VDD	100K pull-down
GPIO13	PSI	O	PSI (High-to-Ac Mode/Low-Battery Mode)	100K pull-up
GPIO14	NA on Package			
GPIO15	NA on Package			
GPIO16	NA on Package			
GPIO17	NA on Package			
GPIO18	NA on Package			
GPIO19	NA on Package			
GPIO20	NA on Package			
GPIO21	NA on Package			

* GPIO20 and GPIO21 are only available on H14M-GP1/GP2/GP3/GP4/GP5/GP6/GP7/GP8/GP9/GP10/GP11/GP12/GP13/GP14/GP15/GP16/GP17/GP18/GP19/GP20/GP21

* The wipred section of Table 107 indicates GPIOs that are not available for H14M-GP1/GP2.

STRAP

QVL1: Hynix (KN2GB08G08)-R488, R490, R489, R492 (64.10025.6DL)
QVL2: Micron (KN2GB08G02)-R483, R490, R492, R494 (64.10025.6DL)




Table 122. Binary Strap Mode Mapping

Strap Pin Name	Strap Mapping	Resistance	Polarity
ROM_SCLK	SMB_ALT_ADDR	10K Ω	Pull-down to GND
ROM_S0	SUB_VENDOR	10K Ω	Pull-up to 3V3 if BIOS ROM #10025.6DL Pull-down to GND if not #10025.6DL
ROM_S1	VGA_DEVICE	10K Ω	Pull-down to GND (no display)
STRAP0	RAM_CFG(0)	10K Ω	See Hota below
STRAP1	RAM_CFG(1)	10K Ω	See Hota below
STRAP2	RAM_CFG(2)	10K Ω	See Hota below
STRAP3	RAM_CFG(3)	10K Ω	See Hota below
STRAP4	PCI_MAX_SPEED	10K Ω	Pull-down to GND

Refer to the latest version of H14M-GE/GL Memory Recommended Vendor List for the specific setting for each memory type and configuration. Pull-up to 3V3 for binary "1" and pull-down to GND for binary "0".


Table 1. H14M-GE/GL DDR3 Recommended Memories 128Mx16 Configuration

Configuration	Vendor	Strap	FBVDDQ / FBVDDQ	Manufacturer Part Number	Max Speed (MHz)	Memory Date Code Minimum	Status
128M-16 DDR3	Micron	0x1	1.5V / 1.5V	MT41J128M16JT-093G-K	1000	1150	Production Candidate
	Samsung	0x5	1.5V / 1.5V	K4V2G1646E-BC1A	1000	1204	Production Candidate
				K4V2G1646E-BC11	900	1204	Production Candidate
	Hynix	0x6	1.5V / 1.5V	H5TQ6G3DFR-H0C	1000	H/A	Production Candidate
				H5TQ6G3DFR-11C	900	H/A	Production Candidate


Table 2. H14M-GE/GL DDR3 Recommended Memories 256Mx16 Configuration

Configuration	Vendor	Strap	FBVDDQ / FBVDDQ	Manufacturer Part Number	Max Speed (MHz)	Memory Date Code Minimum	Status
256M-16 DDR3	Samsung	0x8	1.5V / 1.5V	K4V4G1646E-BC11	900	H/A	Production Candidate
	Micron	0x0	1.5V / 1.5V	MT41J256M16HA-107G-E	900	H/A	Production Candidate
	Hynix	0x3	1.5V / 1.5V	H5TQ6G3MFR-11C	900	H/A	Production Candidate
		0x4	1.5V / 1.5V	H5TQ6G3MFR-11C	900	H/A	Production Candidate


RAM_CFG Strap




PCI_E MAX_SPEED Strap




SUB_VENDOR Strap




SMB_ALT_ADDR Strap




VGA_DEVICE Strap



XTAL



THERMAL PROTECTION



Mount	Un-mount	VRAM Type	P/N
R488 + R490 + R489 + R492	R483 + R486 + R489 + R494	Hynix 1GBs	KN.2GB08.038
		H5TQ6G3DFR-11C	
R483 + R490 + R489 + R494	R488 + R486 + R489 + R492	MICRON 1GBs	KN.2GB04.022
		MT41J128M16JT-093G-K	
R488 + R486 + R489 + R494	R483 + R486 + R489 + R492	SAMSUNG 1G	KN.2GB08.040
		K4V2G1646E-BC1A	

Mount 10K 64.10025.6DL


VRAM Type	P/N	0	1	2	3
Hynix 1G	KN.2GB08.038	V	V	V	V
H5TQ6G3DFR-11C	72.52063.NOU	V	V	V	V

VRAM ID [0-3]:

VRAM Type	P/N	0	1	2	3
MICRON 1G	KN.2GB04.022	V	V	V	V
MT41J128M16JT-093G-K	72.41128.10U	V	V	V	V

VRAM ID [0-3]:

VRAM Type	P/N	0	1	2	3
SAMSUNG 1G	KN.2GB08.040	V	V	V	V
K4V2G1646E-BC1A		V	V	V	V




** XPWR pins are configurable.

These pins are not connected on the substrate.

Therefore, XPWR pins can be assigned as needed,

to improve Top layer routing, power delivery.



Madrid Lite

wistron



Wistron Incorporated
12F, 88, Hsin Tai Wu Rd
Hsinchu, Taipei

Title GPU(5/5): PWR/GND		
Size C	Document Number Madrid Lite	Rev 1A
Date: Tuesday, July 22, 2014	Sheet 50 of 62	

VRAM Type	P/N
Micron 1G	
MT41J128M16JT-093G:K	KN.2GB04.022

CHANNEL A:1GB DDR3

+V_1P5_VGA



128M*16 VRAM
KN.2GB0B.040 - Samsung K4W2G1646Q-BC1A
KN.2GB0G.038 - Hynix H5TC2G63FFR-11C

ORDERING INFORMATION

Part No.	Power Supply	Clock Frequency	Data Rate	Interface	Package
H5TC2G63FFR-11C	VDD/VDDQ=1.35V	900MHz	1.8Gbps/in	SSTL-15	96ball FBGA
H5TC2G63FFR-1S	VDD/VDDQ=1.5V	1.0Ghz	2.0Gbps/in		
H5TC2G63FFR-1N1C	VDD/VDDQ=1.5V	1.1GHz	2.2Gbps/in		

Note) 1.35v speed part provides backward compatibility with the 1.5V DDR3.

```
RMA_CFG [3:0]
Samsung - K4W2G1646E-BC11 (1000MHz) [0101]
Micron - MT41J128M16JT-093G:K (1000MHz) [0001]
```

1. Ordering Information


[Table 1] Samsung 2Gb gDDR3 Q-die ordering information table

Organization	gDDR3-1866(11-11-11) ³	gDDR3-1866(13-13-13) ³	gDDR3L-1866(13-13-13) ³	gDDR3-2133(14-14-14) ⁵	Packaging
VDD	1.5V	1.5V	1.35V	1.5V	
128Mx18	K4V2016480-BC12	K4V2016480-BC11		K4V2016480-BC1A	96 FB

NOTE


1. Speed bin is in order of CLIPCD-RP.
2. Backward Compatible to gCODR-1000(13-13-13); gCODR-1000(11-11-11)
3. Backward Compatible to gCODR-1000(11-11-11)

3. 3V-->NVVDD&PEX_VDD(+V_VGA_CORE&+V_1P05_VGA)-->FBVDD/Q(+V_1P5_VGA)




Notes: - All 3.3V includes all rails powered at 3.3V
- PEX_VDD 1.05V includes all rails that are shared


3D3V_S0 to 3D3V_DELAY Transfer



2014/4/29 Nick change from 5V_S0 to 5V_S5



2014/4/29 Nick change from 5V_S0 to 5V_S5






Table 1. PWM-VID Spec and Component Values

PWM-VID Specification				
		Config A	Config B	Config C
Vmin	V	0.6	0.6	0.6
Vmax	V	1.2	1.2	1.15
Vboot	V	0.875	0.9	1.028
Voltage Step Vstep	mV	6.25	6.25	12.5
Number of Voltage Levels N	level	96	96	20
PWM Frequency F _{PWM}	MHz	1.125	1.125	0.676
PWM Minimum Pulse Width T _{DMIN}	ns	9.26	9.26	74
VID Transient Time T	ns	<100	<100	<100
Component Value				
R1 (1%)	KΩ	39	20	39
R2 (1%)	KΩ	39	20	30
R3 (1%)	KΩ	1.5	2	3
R4 (1%)	KΩ	30	18	24
R5 (1%)	KΩ	1.5	0	3
R6 (1%)	nF	1.5	2.7	1.8

ANNIE solution

20140515 Nick change for OCP setting

SIZE 2512

0.010HM 2W

$$\text{GAIN1} = V_O / (V_2 - V_1) = R_2 / R_1$$

	RH	Vc	10%
135W:	6.04k	5V	~121W
90W:	6.04k	3.3V	~81W
65W:	0	3.3V	~60W

20140515 Nick change PR5 setting

20140515 Nick delete PR8 PR9, U48B change to U47A

```
2012/10/21 David  
change to APU_PROCHOT#
```

20140519 Nick mount PR11 for OCP circuit

2012/11/10 David
follow Pisa
for GPU down power

22013/12/3 Derek

add GF10_5_AC_IN to GF

```
20130618 Bogis
modify OCP_USB# circuit
add Q80 C307 R260
```



Madrid Lite





Wistron Incorporated
12F, 88, Hsin Tai Wu Rd
Hsichih, Taipei

Title	PWR_DCIN JACK
-------	---------------

Size Custom	Document Number Madrid Lite	Rev 1A
Date: Tuesday, July 22, 2014	Sheet 55 of 62	





3D3V_PWR / 5V_PWR



TUNSEL	CH1	CH2
GND	200kHz	250kHz
VREF	300kHz	375kHz
VRB03 or VRB05	400kHz	500kHz

SKIPSEL	VRB03 or VRB05	VREF(2V)	GND
Operating Mode	OOA Auto Skip	Auto Skip	PWM only



Connect GSNS to output capacitor ground and VSNS to positive terminal of output capacitor, run these two trace as differential

$V_{DD}/5 = 1.82W$
 I_{max}
 $I_A = 0.75W$

20140515

61

2014/4/28 Nick change to 074.05337.0031 for contract issue.

20140515 Nick PR145 move to page 53

20140513 Nick
R712 change to
100K & for VDS
voltage

20140513 Nick
R716 change to
1u, R716 change
to 1K

20140509 Nick
C549 change to
1u, C549 change
to 1K


V1D35_S0
Imax = 0.445A

20140515 Nick PR145 move to page 53

Madrid Lite		Wistron Incorporated 12F, 88, Hsin Tai Wu Rd Hsichih, Taipei	
			
File			
PWR_1D35V_0D675_TPS51363			
Size	Customer	Document Number	Rev
	Madrid Lite		1A
Date:	Friday, July 18, 2014	Sheet	59 of 62


3D3V_S5 -> 1D0V_S5

CPU 1D0V_S5
I_{omax}=0.35A




1D8V_S5 -> 1D0V_S0

CPU 1V_S0
I_{omax}=3.0A




Madrid Lite

1D8V_S5 -> 1D8V_S0



1D8V_S5 -> 1D5V_S0



1D8V_S5 -> 1D05V_S0

V1P05_S0

Iomax=1.1A

